|
Grasp the future in the form of certification HDL design methodology |
|
Forms of certification tools can be divided into three main categories : equivalent of testing, model testing and certification theory. Theory in the form of certification is available to the most advanced certification technology, but we need further study. |
|
|
|
For more films using FPGA and ASIC design certification through integrated technology |
|
This article introduced that, in under the specialized confirmation software Certify help, the realization fast is how effective carries on the ASIC design confirmation with multi- pieces FPGA. |
|
|
|
Parallel hardware and software development and cluster certification |
|
With the growth of IC design scale, almost all design units have been found : the development process from the biggest bottleneck in the IC design and realization of the past into the present certification process. |
|
|
|
Applications forms of improved methods of certification processes |
|
Certification methods used forms can discover design errors earlier, with 100% coverage, can improve the quality and reduce the design cycle and verify development costs. That the allege certification and simulation certification through a combination of methods such as simulation can achieve multiple complementary methods to improve efficiency. |
|
|
|
Certificated repeat methodology -- an important key to improving productivity certification |
|
|
|
|
Chip design, IP technology |
|
IP development and integration from the two areas, with a focus on the basic features of IP, IP design flow and design of key technologies, IP integration and integration into the general key technologies, IP module assessment and selection, and explored some of the internal IP technology development ideas. |
|
|
|
FPGA emulation platform based on the use of simplified SoC IP certification |
|
Typical system-level chip (SoC) design requires not only the acquisition or development of IP, but also the integrity of the system-level certification and back-end design. Now, a growing number of SoC designers through the design simulation to perform the functions of certification in order to avoid costly duplication of ASIC cast films. |
|
|
|
Based on the system-level chip Calibre physical verification tool |
|
With chip scale master degrees and continuous improvement in all levels of design certification is required for the operation of the corresponding increase in DRC territory and with the circuit diagram (LVS) comparison checks have become increasingly important, it is essential in addressing shortcomings |
|
|
|
RCCs for network processor technology to accelerate chip design certification |
|
The explosive growth of Internet use is a trend, it is imperative to consolidate data and voice network chip design certification has become the main bottleneck to the network chips listed. To achieve complete test |
|
